Formal Verification: An Essential Toolkit for Modern VLSI Design by Erik Seligman MS Back to product details page >
